Archive:NXP1768: Difference between revisions
Jump to navigation
Jump to search
You are visiting an old wiki page. The information found on "NXP1768" might be out of date.
SimonRichter (talk | contribs) m (Categorize) |
m (Vrs moved page NXP1768 to Archive:NXP1768 without leaving a redirect) |
||
| (3 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
{{outdated}} | |||
== Organizational == | == Organizational == | ||
Contact [[SimonRichter|Simon]] if you want to use the board. | Contact [[User:SimonRichter|Simon]] if you want to use the board. | ||
== Technical == | == Technical == | ||
| Line 24: | Line 25: | ||
* up to 70 general purpose I/O pins | * up to 70 general purpose I/O pins | ||
[[Category:Inventory]] | [[Category:Inventory]] [[Category:ARMInventory]] | ||
Latest revision as of 15:39, 10 September 2022
You are visiting an old wiki page. The information found on "NXP1768" might be out of date.Organizational
Contact Simon if you want to use the board.
Technical
- ARM Cortex-M3 CPU
- 512 KiB Flash
- 64 KiB SRAM
- Ethernet MAC
- USB Device/Host/OTG
- 8-channel DMA controller
- 4 UARTs
- 2 CAN channels
- 3 SSP/SPI
- 3 I2C, I2S
- 8-channel 12-bit ADC
- 10-bit DAC
- PWM
- Quadrature Encoder interface
- 4 general purpose timers
- 6-output general purpose PWM
- Real-Time Clock with separate battery supply
- up to 70 general purpose I/O pins
